Abstract
Introduction
Many popular crypto-systems like the RSA encryption scheme [RSA78] , the Diffie-Hellman (DH) key agreement scheme [DH76] , or the Digital Signature Algorithm (DSA) [Nat94] are based on long integer modular exponentiation. A major difference between the RSA scheme and cryptosystems based on the discrete logarithm problem is the fact that the modulus used in the RSA encryption scheme is the £ The work described in this paper was supported by the Austrian Science Foundation (FWF) under grant number P12596-INF "Hochgeschwindigkeits-Langzahlen-Multiplizierer-Chip". product of two prime numbers. This allows to utilize the Chinese Remainder Theorem (CRT) in order to speed up the private key operations. From a mathematical point of view, the usage of the CRT for RSA decryption is well known. But for a hardware implementation, a special multiplier architecture is necessary to meet the requirements for efficient CRT-based decryption.
This paper presents the basic algorithmic and architectural concepts of the RSA crypto chip, and describes how they were combined to provide optimum performance. A special focus is directed towards the implementation of the CRT-based decryption. The major design goal with the RSA was the maximization of performance on several levels, including the implemented hardware algorithms, the multiplier architecture, and the VLSI circuit technique. The RSA crypto chip applies the FastMM algorithm [MPPS95] for modular multiplication. FastMM algorithm is based on Barret's modular reduction method [Bar87] and performs a modular multiplication by three simple multiplications and one addition. The divisionfree property of Barret's modular reduction method makes FastMM algorithm very attractive for hardware implementation.
The core of the RSA crypto chip is its ½¼ £½ bit word-serial multiplier, which schedules the multiplicand fully parallel and the multiplier in 16 bit words. As a consequence of this direct processing of long integers, the computation time for an Ò bit modular exponentiation is dramatically reduced. Furthermore, Booth recoding [Mac61] is implemented to halve the number of partial-products. Thus the multiplication speed is almost doubled with low additional hardware effort. In addition, pipelining significantly increases the throughput in RSA en-and decryption. Due to the high degree of parallelism in the multiplier core, the RSA crypto chip executes a 1024 bit modular multiplication in 227 clock cycles. The multiplier core is dimensioned for a clock frequency of 200 MHz and designed in a fullcustom methodology, which results in a very small silicon area.
By taking advantage of the Chinese Remainder Theorem (CRT), the computational effort of the RSA decryption can be reduced significantly. If the two prime numbers È and É of the modulus AE are known, it is possible to calculate the modular exponentiation Å ÑÓ AE separately ÑÓ È and ÑÓ É with shorter exponents, as described in [QC82] and [SV93] . Since the length of the exponent is about Ò ¾, approximately ¿Ò modular multiplications are necessary for a single modular exponentiation. The RSA crypto chip is able to compute two exponentiations in parallel, as the 1024 bit multiplier core can be split into two 512 bit multipliers. Running the two 512 bit multipliers in parallel allows both CRT related exponentiations to be computed simultaneously. Compared to the non-CRT based RSA decryption performed on an Ò bit hardware, utilizing the CRT results in a speed-up factor of approximately 3.5.
The rest of the paper is structured as follows: In the next section, the implemented algorithms for exponentiation and modular multiplication are presented. Section 3 focusses on the Chinese Remainder Theorem and explains how it can be used to speed up the RSA decryption. Section 4 presents the architecture of the RSA multiplier core and describes the execution of a simple multiplication. In section 5, implementation problems like floorplanning and clock distribution are discussed. This topic is carried on in section 6, and it is detailed how the multiplier architecture was adapted to comply with the requirements for efficient CRT-based RSA decryption. The paper finishes with a summary of results and conclusions in section 7.
Implemented algorithms
In order to develop high-speed RSA hardware, we not only need good and efficient algorithms for modular arithmetic, but also a multiplier architecture which has to be optimized for those algorithms. This section presents hardware algorithms for exponentiation, modular reduction and modular multiplication.
Binary exponentiation method
When applying the binary exponentiation method (also known as square and multiply algorithm), a modular exponentiation ÑÓ AE is performed by successive modular multiplications [Knu69] . The MSB to LSB version of the algorithm is frequently preferred against the LSB to MSB one, because the latter requires storage of an additional intermediate result. Modular reduction after each multiplication step avoids the exponential growth in size of the intermediate results. The square and multiply algorithm needs ¿Ò ¾ modular multiplications for an Ò bit exponent , assuming the exponent contains roughly 50% ones. Therefore, the efficient implementation of the modular multiplication is the key to high performance.
Barret's modular reduction method
In 1987, Paul Barret introduced an algorithm for the modulo reduction operation which he used to implement RSA encryption on a digital signal processor [Bar87] . At a first glance, a modular reduction is simply the computation of the remainder of an integer division :
But, compared to other operations, even to the multiplication, a division is very costly to implement in hardware. Barret's basic idea was to replace the division with a multiplication by a precomputed constant which approximates the inverse of the modulus. Thus the calculation of the ex-
is avoided by computing the quotient
Although equation (2) When calculating a modular reduction according to Barret's method, the result may not be fully reduced, but it is always in the range ¼ to ¿AE ½. Therefore, one or two subtractions of AE could be necessary to get the exact result.
FastMM algorithm
A closer look at Barret's algorithm shows that truncation of operands at Ò ½ or Ò· ½ bit borders are necessary.
For reasons of regularity, it would be advantageous to apply truncations only at multiples of the word-size Û of the multiplier hardware (usually 16 or 32 bit) rather than at the original bit positions. Therefore, we modified Barret's algorithm in order to apply the truncations only at multiples of Û, whereby these truncations can be performed by successive Û bit right-shift operations. In the modified Barret reduction, denoted as FastMM algorithm [MPPS95] , the quo- result of the modular multiplication. Since these two constants depend on the modulus AE only, they can be precomputed according to the following equations:
Precomputation of AE½ and AE AE has no significant influence on the overall performance if the modulus AE changes rarely compared to the data.
The constant AE½ approximates the exact value of ¾ ¾Ò·Û AE with limited accuracy, therefore some error AE is introduced when calculating the result . An exact analysis of the FastMM algorithm according to [Dhe98] shows that the result of the modular multiplication is given as ÑÓ AE · AE with ¾ ¼ ½ . This means that might not be fully reduced, but is in the range ¼ to ¾AE ½, thus the error is at most once the modulus.
When applying the square and multiply algorithm together with FastMM algorithm to calculate a modular exponentiation, no correction of the intermediate results is necessary. Although the intermediate results are not always fully reduced, continuing the exponentiation with an incomplete reduced intermediate result does not cause an error bigger than once the modulus. An exact proof with detailed error estimation can be found in [Dhe98] or [PP89] . If a final modular reduction is necessary after the modular exponentiation has finished, it can be performed by adding AE AE to the result. Thus the final reduction requires no additional hardware effort or precomputed constants.
Chinese Remainder Theorem
The complexity of the RSA decryption Å ÑÓ AE depends directly on the size of and AE. The decryption exponent specifies the numbers of modular multiplications necessary to perform the exponentiation, and the modulus AE determines the size of the intermediate results. A way of reducing the size of both and AE is to take advantage of properties stated by the Chinese Remainder Theorem (CRT) and Fermat's Little Theorem.
Mathematical background
In the following, some basic facts and conclusions of the CRT are summarized. This mathematical background knowledge is of elementary importance for the efficient realization of RSA decryption. A constructive proof of the Chinese Remainder Theorem is given in [Kob94] . The unique solution Ü of the simultaneous congruences satisfying ¼ Ü Ò can be calculated as
where Ö Ò Ò and × Ö ½ ÑÓ Ò for ½ ¾ . In [MVV97] , this method is termed as Gauss's algorithm. 
The recombination of Å È and Å É to get Å can be done according to equation (6). For the special case of ¾ , Ò ½ È , Ò ¾ É and Ò AE È É , we get Ö ½ AE È É and Ö ¾ AE É È . Moreover, equation (6) can be simplified by using Fermat's little theorem:
The last equality in equation (9) comes from the fact that ´ ÑÓ µ ´ µ Ñ Ó ´ µ for any nonnegative integers . Note that the coefficients É È ½ ÑÓ AE and È É ½ ÑÓ AE are constant and can be precomputed, thereby the effort for the recombination of Å È and Å É is reduced to two multiplications, one addition and one reduction modulo AE. It is obvious to see that the initial reductions of the ciphertext (step 1) and the Chinese recombination (steps 3 and 4) do not cause significant computational cost compared to the calculations in step 2. The two exponentiations (step 2) can be computed independent from each other and in parallel. Compared to the non-CRT based decryption performed on an Ò bit hardware, one of the CRT-based exponentiations is about 4 times faster if an Ò ¾ bit hardware is used. This dramatic speed improvement is due to the 50% length reduction of both, the exponent and the modulus. Performing the two exponentiations within step 2 in parallel requires two Ò ¾ bit modular multipliers, yielding a speed up factor of ¯, with¯accounting for the steps 1, 2 and 4. See section 6 for a suggested reconfigurable modular multiplier which is able to execute either one Ò bit exponentiation or two Ò ¾ bit exponentiations in parallel.
Multiplier architecture
In section 2 it was explained how a modular exponen- tions, and how three simple multiplications and one addition result in a modular multiplication. The multiplier hardware which will be introduced in this section is optimized for executing long integer multiplications according to the FastMM algorithm. Figure 2 illustrates the architecture of the high-speed word-serial multiplier of the RSA, in the following denoted as partial parallel multiplier (PPM). According to the word-size Û, the PPM processes Û ¾ partial-products of Ò bits at once, whereby Ò denotes the length of the modulus. In order to reach a high degree of parallelism, a wordsize of Û ½ was chosen for the PPM. The actual RSA prototype is optimized for a modulus length of Ò ½¼¾ , thus the PPM has a dimension of´Ò· ¾ Ûµ£Û ½¼ £½ bits. The PPM could be implemented in an array type architecture [Rab96] or a Wallace tree architecture [Wal64] . For RSA the array architecture is the better choice since it results in a more regular layout and less routing effort, especially when Booth recoding is applied.
Partial parallel multiplier
Booth recoding [Mac61] is implemented to halve the number of partial-products, which almost doubles the multiplication speed with low additional hardware effort. According to the word-size Û, the PPM processes Û ¾ partialproducts of Ò bits at once. Since Booth recoding incorporates a radix 4 encoding of the multiplier, it requires a more complex partial-product generator (PPG) and a Booth recoder circuit (BR). The Booth recoder circuit is needed to generate the appropriate control signals for the PPG. Assuming Û ½ and Ò ½¼¾ , there are eight PPGs required to calculate the eight partial-products, whereby each PPG consists of 1024 Booth multiplexers.
In order to reduce these Û ¾ partial-products to a single redundant number, the array multiplier needs Û ¾ ¾ carry save adders (CSA), assuming that the first three partialproducts are processed by one CSA. Each CSA in the multiplier core consists of Ò half-cycle full adders presented in [Sch96] , which introduce only low latching overhead and allow the maximum clock frequency to be kept high.
The output of the CSA is accumulated to the current intermediate sum in a carry save manner, too. This implies a carry save accumulator circuit performing a 4:2 reduction. The accumulator circuit also consists of half cycle full adders, thus the 4:2 reduction is finished after one clock cycle. Aligning the intermediate sum to the next CSA output is done by a Û bit hard-wired right shift operation. Beside the carry save adders, also two carry lookahead adders (CLA) are required to perform a redundant to binary conversion of 16 bit words. Redundant to binary conversion is a 2:1 reduction, therefore a pipelined version of the CLA proposed in [BK82] is used to overcome the carry delay.
Additionally, the PPM also consists of seven registers, 
Execution of a simple multiplication
In order to explain how the PPM executes a single multiplication, let us assume a modulus length of Ò ½¼¾ bit and a word-size of Û ½ . This means that each shift operation of the registers results in a 16 bit right-shift of the stored value. At the beginning of a multiplication, the multiplicand resides within the register Multiplicand, and the multiplier (which is assumed to be available in redundant representation) resides within the registers HighSum and HighCarry. A single multiplication takes place in the following way:
1. Within each step, a 16 bit word of the (redundant) multiplier is shifted out of the registers HighSum and HighCarry, starting with the least significant word. These 16 bit words are converted from redundant into binary representation by a CLA, which requires three clock cycles.
2. When the 16 bit binary multiplier word reaches the Booth recoder circuit, it generates the control signals for the PPG. The PPG calculates a set of eight partialproducts, which is propagated to the CSA. Booth recoding and the distribution of the control signals requires two clock cycles.
3. Within three clock cycles, the CSA reduces the set of eight partial-products to a single redundant number. However, as the CSA is a pipelined circuit, one set of eight partial-products can be processed each clock cycle.
4. The output of the CSA is then accumulated to the current intermediate sum within one cycle. Now, the least significant 16 bit of the intermediate sum already represent a word of the lower part of the product.
5. A CLA is used again to convert the redundant 16 bit words of the lower part into binary representation.
Subsequently, the binary words are shifted into the register Low, where they finally represent the complete lower part of the product.
6. After the last set of eight partial-products has been processed, the upper part of the result resides within the accumulator after three cycles and can be loaded into the registers HighSum and HighCarry.
Whenever the upper part of the product is needed as operand for the next multiplication, it can be used as the multiplier which is allowed to be redundant. The lower part of the product always appears in binary representation; therefore it might be used as multiplicand or as multiplier. The following table summaries the operand requirements and appearance of the product. 
Execution of a modular multiplication
When applying the square and multiply algorithm, a modular exponentiation is performed by successive square and multiply steps. For a square step, the result of the previous modular multiplication, which resides within the register Low, acts as both, multiplicand as well as multiplier. For a multiply step, the Ò bit block of data to become de/encrypted is the multiplicand, and the result of the previous modular multiplication is the multiplier.
According to the FastMM algorithm presented in section 2, a modular multiplication takes place in the following way:
1. For multiplication 1 of the FastMM algorithm, the (redundant) registers High are loaded from register Low and register Multiplicand is either loaded from register Low (square step) or from register Data (multiply step). After the multiplication has been performed as described in section 4.2, the lower part of the result resides within the register Low and the upper part resides within the accumulator.
2. For multiplication 2 of the FastMM algorithm, the (redundant) registers High are loaded from the accumulator and register Multiplicand is loaded from register N1. The multiplication is performed as described in section 4.2, but without shifting the words of the lower part result into register Low. Note that only the upper part of the result from multiplication 2 is needed for the next multiplication. Register Low still contains the lower part result of multiplication 1.
3. For multiplication 3 of the FastMM algorithm, the (redundant) registers High are loaded from the accumulator and register Multiplicand is loaded from register NegN. The multiplication is performed as described in section 4.2, but the accumulator is initialized with the lower part result of multiplication 1. Thus, multiplication 3 is performed together with the addition of the FastMM algorithm. The result of the modular multiplication resides within register Low after multiplication 3.
A modular multiplication for 1024 bit operands requires 227 cycles when it is performed on a PPM with a word-size of Û ½ .
Floorplanning and clocked folding
From the viewpoint of floorplanning, the RSA datapath shown in figure 2 can be divided into two parts: a regular part which includes all Ò bit wide circuits (registers, carry save adders, partial-product generators, and the accumulator), and a peripheral part which consists of all the other circuits (CLA, booth recoder, and control logic). Since the regular part is about 80% of the total chip area, its layout is subject of detailed optimization. In order to exploit the regularity of the datapath structure, the regular part is built of Ò · ¾ Û identical copies of a one bit slice. This slice consists of seven 1-bit register cells, eight 1-bit adder cells and eight 1-bit partial-product generator cells, including a uniform inter-cell routing. A slice-based layout for the regular part of the RSA crypto chip has two significant advantages:
1. The place-and-route procedure needs to be solved only for a single slice.
2. As all bit positions have a uniform layout, the verification process (parasitics extraction, timing simulation, back annotation) is simplified. If a particular timing is verified within a single slice, it is also verified in all other slices.
The slices are supposed to connect by abutment, as also the routing between the slices is uniform. Since the wire length of control signals and inter-slice routing grows with the width of a single slice, narrow slices reduce the total area demand. Based on a 0.6 CMOS process, the slice width is limited to about 35 m with a corresponding slice length of about 1 mm, which results in a datapath layout size of about ¿ £½ mm. Such an aspect ratio would be unacceptable, because chip packages are most frequently considered for square shapes. Not only packaging requires a fairly square shaped chip layout, also the distribution of global signals (e.g. control signals, output signals of the booth recoder) is much easier when the layout has an aspect ratio close to 1, since the corresponding wires are significantly shorter. Also minimizing the clock skew is very important. Again, delays due to interconnection must be minimized. In order to fulfill the requirement for a square shaped layout, a special floorplanning technique termed folding is applied to the regular part of the RSA datapath. The 1056 bit wide regular part is divided into four folds, whereby each fold consists of 264 slices, as illustrated in figure 3. Note that folding can only be applied if the direction of data signal flow is restricted from more to less significant bit positions. It is not difficult to see that the components shown in figure 2 can be arranged in a way to meet this restriction.
But folding has also a serious disadvantage: Transmitting data signals between folds requires long interconnection wires, therefore buffers have to be inserted to maintain the increased capacitive load. The additional delay caused by the buffers and the interconnection wires would compromise the overall performance. This pipeline bottleneck can be removed by inserting buffers with one cycle delay between the folds. Since the data signal flow is limited from more to less significant bit positions, the architecture allows one cycle delay between subsequent folds. When all data input signals for fold 2 are provided by fold 3, the control signals can also be delayed by one cycle, causing calculations taking place in fold 2 to be delayed by one cycle. Likewise calculations in fold 1 and fold 0 are delayed by two and three cycles. The additional delay of three cycles caused by this clocked folding does not compromise overall latency very much. But on the other hand, buffers with one cycle delay allow much higher clock frequencies than ordinary buffers.
Fast reconfigurable multiplier datapath
For efficient CRT-based RSA decryption, a number of hardware options to the architecture presented in section 4 are required. As a consequence of the folding technique, the regular part of the multiplier is already divided into four parts. So it is obvious to add a second irregular part to get two Ò ¾ bit multipliers. Each of this Ò ¾ bit multipliers consists of two folds and one irregular part. By adding multiplexers to switch between the folds and the irregular parts, the multiplier is reconfigurable to perform either one Ò bit exponentiation or two Ò ¾ bit exponentiations in parallel.
The block diagram in figure 3 represents the multiplier architecture if non-CRT based RSA decryptions is selected.
In this case all four folds are needed to execute an Ò bit exponentiation. Alternatively, the architecture can be split into to two multipliers, each consisting of two folds and one irregular part, as illustrated in figure 4. Note that the multiplexers to switch between CRT-based and non CRTbased operating mode are not shown in figure 4 . Each of the Ò ¾ bit multipliers is connected to the same control signals, causing them running synchronously, except for the exponents È É controlling the square and multiply sequences (not shown in figure 4) . Thus the clocked folding technique is also very advantageous for the realization of a reconfigurable multiplier datapath.
Beside a second irregular part and a number of multiplexers, also additional storage is required for CRT-based RSA decryption. The precomputed exponents, the precomputed coefficients for Chinese recombination and the prime decomposition È , É have to be stored on-chip. Embedded SRAM provides a low area solution for that purpose. Note that there is no necessity for additional registers in the multiplier core, as in CRT mode the registers NegN and N1 are also split into two parts, whereby one part stores the precomputed constants for ÑÓ È calculations, and the other part stores the constants for ÑÓ É calculations.
Summary of results and conclusions
The subject of this paper was to present efficient algorithms for modular arithmetic and a multiplier architecture which is optimized for these algorithms. The prototype of the RSA crypto chip is designed for a modulus length of Ò ½ ¼ ¾ bits and a multiplier word-size of Û ½ .
Based on a 0.6 standard CMOS process, the silicon area of the multiplier core is about 70 mm ¾ and contains approx. 1,000,000 transistors, whereby most parts of the chip were implemented in full custom design methodology. The execution of a 1024 bit modular multiplication needs 227 clock cycles. When the multiplier core is clocked with 200 MHz, this results in a decryption rate of 560 kbit/s. In CRT mode, the decryption rate increases to 2 Mbit/s. This high performance confirms the efficiency of the implemented hardware algorithms and the multiplier architecture. Furthermore, the proposed design is highly scalable with respect to the multiplier word-size as well as the modulus length. The only limiting factor is the available silicon area. A state-of-theart 0.25 CMOS process would allow to increase the multiplier word-size to Û ¿ ¾ , which doubles the performance.
The high regularity of the design makes it attractive for implementation in a full custom design methodology. Another significant advantage of the architecture is its reconfigurability to execute either one 1024 bit exponentiation or two 512 bit exponentiations in parallel. Thus the CRT-based RSA decryption increases the performance by a factor of 3.5, with only low additional hardware effort.
